
# Tunable Charge-Trap Memory Based on Few-Layer MoS<sub>2</sub>

Enze Zhang,<sup>†</sup> Weiyi Wang,<sup>†</sup> Cheng Zhang,<sup>†</sup> Yibo Jin,<sup>†</sup> Guodong Zhu,<sup>‡</sup> Qingqing Sun,<sup>§</sup> David Wei Zhang,<sup>§</sup> Peng Zhou,<sup>\*,§</sup> and Faxian Xiu<sup>\*,†</sup>

<sup>†</sup>State Key Laboratory of Surface Physics and Department of Physics, Fudan University, Shanghai 200433, China, <sup>‡</sup>Department of Materials Science, Fudan University, Shanghai 200433, China, and <sup>§</sup>State Key Laboratory of ASIC and System, Department of Microelectronics, Fudan University, Shanghai 200433, China

### ABSTRACT



Charge-trap memory with high- $\kappa$  dielectric materials is considered to be a promising candidate for next-generation memory devices. Ultrathin layered twodimensional (2D) materials like graphene and MoS<sub>2</sub> have been receiving much attention because of their fantastic physical properties and potential applications in electronic devices. Here, we report on a dual-gate charge-trap memory device composed of a few-layer MoS<sub>2</sub> channel and a threedimensional (3D) Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> charge-trap gate stack. Because of the extraordinary trapping ability of both electrons and holes in HfO<sub>2</sub>, the MoS<sub>2</sub> memory device exhibits an unprecedented memory window exceeding 20 V. Importantly, with a back gate the window size can be effectively tuned from 15.6 to 21 V; the program/erase current ratio can reach up to 10<sup>4</sup>, allowing for multibit information storage. Moreover, the device shows a high endurance of hundreds of cycles and a stable retention of ~28% charge loss after 10 years, which is drastically lower than ever reported MoS<sub>2</sub> flash memory. The combination of 2D materials with traditional high- $\kappa$  charge-trap gate stacks opens up an exciting field of nonvolatile memory devices.

KEYWORDS: charge-trap memory · MoS<sub>2</sub> · memory window · dual gate · memory characteristics

tomically thin 2D materials like graphene and MoS<sub>2</sub> have been extensively studied recently because of their promising applications in optoelectronics,<sup>1–4</sup> spintronics,<sup>5–9</sup> transparent and flexible devices.<sup>10–15</sup> Because of its remarkable properties, such as high carrier mobility and mechanical flexibility, graphene has been incorporated into nonvolatile memory structures serving as a floating gate<sup>16,17</sup> or a transparent channel.<sup>18</sup> However, because of its zero band gap,<sup>19</sup> the graphene channeled memory devices typically possess a low program/erase current ratio, which significantly hinders its application in nonvolatile memory devices. Unlike graphene, MoS<sub>2</sub> has a transition from indirect band gap (1.2 eV) to a direct band gap (1.8 eV) in monolayer.<sup>20,21</sup> Its field effect transistors<sup>22</sup> show a high

mobility of 200 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> with a high on/ off ratio approximately 10<sup>8</sup>. To potentially enhance the program/erase current ratio, attempts were made to replace graphene with MoS<sub>2</sub> as a channel material in a ferroelectric memory<sup>23</sup> or as a charge-trap layer in a graphene flash memory.<sup>24</sup> It was demonstrated that the monolayer MoS<sub>2</sub> is very sensitive to the presence of charges.<sup>17</sup> However, the relatively small memory window, the degraded mobility, and the insufficient trap capability in those devices require further improvement of the charge-trap stack in the MoS<sub>2</sub> memory devices.<sup>25–27</sup>

It is known that high- $\kappa$  dielectrics can serve as excellent charge-trap layers due to their reduced coupling crosstalk, weak charge leakage and good scalability.<sup>28,29</sup> Recently, various kinds of high- $\kappa$  dielectrics were investigated \* Address correspondence to faxian@fudan.edu.cn, pengzhou@fudan.edu.cn.

Received for review October 17, 2014 and accepted December 12, 2014.

Published online December 12, 2014 10.1021/nn5059419

© 2014 American Chemical Society

VOL.9 • NO.1 • 612-619 • 2015

612

including HfO<sub>2</sub>, TiO<sub>2</sub>, HfAlO and so on,<sup>30–35</sup> among which the Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> gate stack has been widely used because of its high transparency, extraordinary thermal stability and remarkable trap capability.<sup>36–39</sup> Previous studies have also shown that the high- $\kappa$  dielectrics can greatly enhance the mobility of MoS<sub>2</sub> transistors.<sup>22,40</sup> Thus, we anticipate that the integration of MoS<sub>2</sub> with Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> can significantly enlarge the memory window and enhance the device performance.

In this article, we demonstrate a nonvolatile dualgate charge-trap memory based on  $MoS_2$  and  $high-\kappa$  $HfO_2$ . As expected, the device shows a substantial memory window originated from the superior trap capacity of the  $Al_2O_3/HfO_2/Al_2O_3$  stack. A back-gate electrode was also used to tune the carrier density of  $MoS_2$ , giving rise to a systematic shift of the threshold voltage and a gate-tunable memory window, thus enabling multibit information storage. The application of the conventional  $Al_2O_3/HfO_2/Al_2O_3$  gate stack renders a possibility for a massive production of highperformance  $MoS_2$ -based 2D memory devices.

## **RESULTS AND DISCUSSION**

Few-layer MoS<sub>2</sub> is obtained through mechanical exfoliation from bulk MoS<sub>2</sub> crystals onto prepatterned

SiO<sub>2</sub>/Si substrates. The thickness of SiO<sub>2</sub> is 270 nm. Two Cr/Au electrodes of 12 nm/100 nm were deposited via e-beam evaporation to form source and drain contacts. Subsequently, the Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> gate stack was grown via an atomic layer deposition (ALD) system with a layer thickness of 7/8/30 nm, respectively. More details of device fabrication process can be found in the Methods and in the Supporting Information (Figure S1). A typical device architecture is shown in Figure 1a (also see a SEM picture in Figure 1b inset). An applied top-gate voltage ( $V_{TG}$ ) modulates the amount of charge stored in the HfO<sub>2</sub> charge-trap layer, causing the variation of the conductivity of the MoS<sub>2</sub> channel. A back-gate voltage ( $V_{BG}$ ) was applied to the degenerately doped silicon substrate to tune the memory characteristics by systematically shifting the Fermi level of  $MoS_2$ . To check the gate modulation, I-V curves at different top-gate voltage were measured (Figure 1b): the source-drain current  $(I_{DS})$  varies linearly with sourcedrain voltage (V<sub>DS</sub>), indicative of developing Ohmic contacts.<sup>41,42</sup> The zero-gate current is on the order of 250 nA at 40 mV bias, implying the total resistance of about 160 KOhm. Devices with different thickness of contact metal (Cr)<sup>43</sup> (Supporting Information Table S1) shows little difference on the zero-gate resistance after




Figure 1. (a) Dual-gate device structure. The few-layer MoS<sub>2</sub> and 8 nm-thick HfO<sub>2</sub> serve as the channel and the trap layer, respectively. (b) The output characteristics ( $I_{DS}-V_{DS}$ ) of the device under different top-gate voltage. The inset shows a scanning electron microscopy (SEM) image of the memory device. Scale bar, 10  $\mu$ m. (c) Transfer curves of the device with the top gate. The inset shows a Raman spectrum of the MoS<sub>2</sub> used in the device, which is determined to be 3–4 layers. (d)  $I_{DS}-V_{BG}$  curves of the device with the back-gate voltage sweeping back and forth between –40 and +40 V, showing negligible interface charge states.

VOL.9 • NO.1 • 612-619 • 2015

A






Figure 2. (a) Threshold voltage shift when sweeping  $V_{TG}$  from -26 to +26 V back and forth. The hysteresis of the transfer curves defines a memory window of ~20 V. (b) Band diagram of the program/erase state of the device under positive and negative V<sub>TG</sub>. Positive V<sub>TG</sub> programs the device. Electrons tunneling from the few-layer MoS<sub>2</sub> channel are accumulated in the  $HfO_2$  charge-trap layer. Negative  $V_{TG}$  erases the device. Holes tunnel from the few-layer MoS<sub>2</sub> channel to the HfO2 chargetrap layer. (c)  $I_{TG}-V_{TG}$  characteristics under different  $V_{TG,max}$  at  $V_{DS} = 50$  mV. (d) Extraction of memory window vs  $V_{TG,max}$ . The memory window increases from  ${\sim}1$  to  ${\sim}20$  V in our experimental settings.

the ALD deposition (Supporting Information Figure S4). We noted that through the ALD deposition process the device performance can be significantly improved because of the thermal annealing under vacuum. Also, the encapsulation of  $MoS_2$  in a high- $\kappa$  dielectric environment will reduce the Coulomb scattering and modify the phonon dispersion in few-layer MoS<sub>2</sub>.<sup>44</sup> The transfer curve  $(I_{DS} - V_{TG})$  of the device can be obtained by sweeping  $V_{TG}$  while keeping the back gate grounded (Figure 1c). With  $V_{DS}$  gradually rising from 100 to 600 mV, a maximal on/off ratio higher than  $10^5$  was acquired. The MoS<sub>2</sub> in our device is measured to be about 3-4 layers by Raman spectroscopy (Figure 1c inset).<sup>45</sup> To elucidate the effect of interface charges on the device performance, it is necessary to measure the hysteresis behavior of  $I_{DS} - V_{BG}$  (Figure 1d). When  $V_{BG}$ is swept between -40 and +40 V, the overlap of the forward and backward sweep curves shows a negligible interface effect from SiO<sub>2</sub> and the MoS<sub>2</sub> channel.<sup>46</sup>

The transfer characteristics were further explored to probe the storage capability of the MoS<sub>2</sub> memory device. As shown in Figure 2a, with  $V_{BG} = 0$ ,  $V_{TG}$  was swept from -26 to +26 V and back to -26 V. A huge memory window of 20 V was observed, primarily

originated from a large amount of electrons and holes stored in the HfO<sub>2</sub> charge-trap layer. Figure 2b illuminates the device operation process. When  $V_{TG}$  is swept toward a high positive value, electrons can tunnel through the 7 nm-thick Al<sub>2</sub>O<sub>3</sub> barrier by means of Fowler–Nordheim tunneling.<sup>47</sup> The resultant accumulation of electrons in HfO<sub>2</sub> screens the top-gate electric field to reach the MoS<sub>2</sub> channel, which results in a positive shift of the threshold voltage (red curve in Figure 2a). When  $V_{TG}$  is swept from the positive to the negative direction, however, electrons are transferred back from the charge layer to the channel; simultaneously holes tunnel through the barrier and are trapped in the HfO<sub>2</sub> layer which causes the threshold shifting to the negative direction. The capability of electron and hole trapping leads to the appreciable memory window as large as 20 V, which is different from previously reported memory devices using monolayer MoS<sub>2</sub> as the channel.<sup>17,24</sup>

The amount of charge stored in the charge-trap layer can be modulated by gradually changing the maximum ( $+V_{TG,max}$ ) and minimum ( $-V_{TG,max}$ ) voltage applied on the top gate. Figure 2c shows the enlarged hysteresis window when  $|V_{TG,max}|$  becomes larger.

IAI




Figure 3. (a) Transfer curves of  $I_{DS}-V_{TG}$  in a narrow range of  $-5 \sim +8$  V under different pulse duration (1  $\mu$ s to 3 s). (b) Extracted threshold voltage shift and calculated charge trap rate as a function of the pulse width. (c) Retention time of the threshold voltage. The programing pulse is set to be +26 V with 3 s duration. Inset shows the transfer curves ( $I_{DS}-V_{TG}$ ) swept in different time intervals. Threshold voltage was obtained by linearly fitting to the transfer curves. We estimate that only 28% of the charges will be lost after 10 years. (d) Endurance of the memory device for 120 cycles with the program/erase voltage being +26 V, 200 ms duration and -26 V, 200 ms duration.

As aforementioned, the shift of the threshold voltage toward negative and positive direction corresponds to the hole and the electron trapping, respectively. The deduced threshold voltage shift ( $\Delta V$ ) as a function of  $V_{\text{TG.max}}$  is summarized in Figure 2d. The amount of charge stored in the charge-trap layer can be estimated from the expression:<sup>48</sup>

$$n = \frac{\Delta V C_{\rm HF - AL}}{e} \tag{1}$$

where *e* is the electron charge,  $\Delta V$  is the threshold voltage shift toward the negative or the positive direction compare to the original transfer curve. According to Figure 2c,d, the hysteresis window of the sweep between -10 and +10 V is close to zero, thus it can be defined as the original transfer curve, corresponding to no tunneled electrons or holes existing in the charge-trap layer.  $C_{HF-AL} = \varepsilon_0 \varepsilon_{AL}/d_{AL}$  is the capacitance between the HfO<sub>2</sub> charge-trap layer and the top gate, where  $\varepsilon_0$  is the vacuum permittivity,  $\varepsilon_{AL}$  and  $d_{AL}$  are the relative dielectric constant (~8) and thickness (~30 nm) of the Al<sub>2</sub>O<sub>3</sub> blocking layer, respectively. The calculated density of stored electrons and holes is on the order of ~8.6 × 10<sup>13</sup> and ~1.9 × 10<sup>14</sup> cm<sup>-2</sup>,

respectively, which is in agreement with previously reported memory devices using graphene or graphene oxide as charge-trap layers.<sup>16,49</sup> The lower tunneling barrier height of holes than electrons is accounted for the high trap density of holes,<sup>50</sup> as detailed in the Supporting Information (Figure S2).

To study the dynamic transition rate of the MoS<sub>2</sub> memory device,  $^{15,21}$  a negative pulse (-26 V, duration of 3 s) was applied to the top gate ( $V_{BG} = 0$ ) to set the device in the erase state, followed by a +26 V pulse with different duration time. The reading procedure was performed by sweeping  $I_{DS}-V_{TG}$  in a very small range (-5 to +9 V) to minimize the effect of the measurements to the device's state. After each reading operation, a negative pulse (-26 V, duration of 3 s) was applied on the top gate to reset the device in the erase state. The threshold voltage shift  $\Delta V_{\text{TH}}$  was acquired by applying a linear fit to the linear regime of the reading  $I_{DS} - V_{TG}$  curve. Figure 3a shows a clear shift of the threshold voltage when the width of the pulse is changed to 10 ms, which sets a reference for the following dynamic behavior measurements.  $\Delta V_{TH}$ shows nearly a saturation behavior when the pulse width increases to 3 s (Figure 3a). The charge-trapping

VOL.9 • NO.1 • 612-619 • 2015 ACS

IAI

rate can be estimated from the expression:<sup>24</sup>

$$[dN_{\rm trap}/dt] = [C_{\rm HF - AL}/e] \times [\Delta V_{\rm TH}/\Delta t] \qquad (2)$$

where  $\Delta V_{\text{TH}}$  is the threshold voltage shift and  $\Delta t$  is the pulse width. The calculated charge-trapping rate varies from 10<sup>19</sup> to 10<sup>14</sup> cm<sup>-2</sup> t<sup>-1</sup> when the pulse width changes from 1 ms to 3 s. The reason for such a high charge-trap rate is because of the thin Al<sub>2</sub>O<sub>3</sub> tunnel layer (only 7 nm), which makes electron/hole charges much easier to tunnel through.<sup>51</sup>

The retention characteristics of the device are determined by the height of the tunneling barrier and the depth of potential well formed in the Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/ Al<sub>2</sub>O<sub>3</sub> charge-trap stack.<sup>52</sup> Figure 3c inset shows the threshold voltage at different time intervals after programming the device with a positive pulse (+26 V, duration of 3 s). To prevent perturbation of the measurements to the device state, the transfer curve was also obtained in a small voltage range (-4 to +4 V). The extracted threshold voltage  $\Delta V_{\text{RTH}}$  varies from 7.5 to 6.4 V after  $10^4$  s (Figure 3c), from which we estimate that only  $\sim$ 28% of the charges will be lost after 10 years. The enhancement of the retention characteristics of our MoS<sub>2</sub> memory device is also related to the extraordinary trapping ability of the Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> gate stack.<sup>36,38</sup> To test the endurance of the memory device, a sequence of pulse ( $\pm 26$  V, duration of 200 ms) was applied to the top gate with  $V_{BG} = 0$  while  $I_{DS}$  was measured ( $V_{DS}$  = 50 mV). As presented in Figure 3d, the device is stable after 120 cycles. The robustness and stability of the device shows a great perspective of applications in nonvolatile memory technology.

Memory cells with tunable characteristics can be used in multioperational mode circuits where one device can show various functionalities.<sup>53</sup> To demonstrate such tunability, a back-gate voltage is applied to the MoS<sub>2</sub> channel and the transfer curves between -26 and +26 V were obtained under different  $V_{BG}$ (Figure 4). It is noted that the window size can be effectively tuned from 15.6 to 21 V with  $V_{BG}$  varying from +35 to -35 V (Figure 4 inset). The mechanism of the back-gate tunability can be gualitatively explained as follows: the negative  $V_{BG}$  moves the Fermi level of the MoS<sub>2</sub> approaching the middle of the bandgap and makes it more intrinsic, thus becoming sensitive to the charges stored in the charge-trap layer, which also results in its being easily turned off. On the contrary, the positive  $V_{BG}$  makes the MoS<sub>2</sub> channel highly doped and insensitive to the tunneling charges. The device is thus difficult to be switched off, leading to a smaller memory window.

To further investigate the tunability and the stability of the device under different back-gate voltage, the dynamic behavior was revisited. With  $V_{DS} = 50$  mV, switching between the program and the erase state is achieved by applying negative and positive pulses to the top gate with different  $V_{BG}$ . As illustrated in Figure 5a,b,c, the device was set to a program state




Figure 4. Top gate of the device was swept from -26 to +26 V back and forth under different  $V_{BG}$  ranging from -35 to +35 V. The inset summarizes the size of the memory window with respect to the  $V_{BG}$ .

when a +26 V pulse with an applied duration of 200 ms which makes the electrons accumulated in the chargetrap layer. We note that the charge density in the MoS<sub>2</sub> channel can suddenly increase during the positive pulse, as depicted by the source-drain current peak in Figure 5a,b,c. The device remains in the program state after the top-gate voltage is reset to 0 V; and the relatively low current corresponds to the device OFF state. After three seconds, a negative pulse (-26 V, 200 ms) is applied to set the device in the erase state. The high current reassembles the ON state. Importantly, there is no obvious decay or increase of the ON current, suggesting that the impact of the charge impurities present at the semiconductor/dielectric interface is relatively small.<sup>17,46</sup> The application of  $V_{BG}$ also leads to the change of the ON and OFF currents. When  $V_{BG} = -35$  V, the MoS<sub>2</sub> channel becomes more intrinsic with a relatively low conductance thus the ON and OFF current is low (Figure 5a). In comparison, When  $V_{BG} = +35$  V a high ON and OFF current level can be achieved as shown in Figure 5c.

The retention of the program/erase state of the device was also measured with  $V_{DS} = 50$  mV under different  $V_{BG}$ . With a negative voltage pulse (-26 V, 3 s), the erase state current of the device was monitored in 2000 s. Subsequently, a positive voltage pulse (+26 V, 3 s) was applied to the top gate while the program current was recorded on the same time scale. Because of the back-gate voltage, we can tune the level of program and erase current, for instance,  $V_{BG} = -35 \text{ V}$ enlarges the program/erase current ratio to the order of 10<sup>4</sup>, making it easy for read-out; however,  $V_{BG}$  = +35 V can dramatically reduce the current ratio to be about 3, demonstrating a wide range of tunability. It should be noted that the devices with more than 4-5 layers MoS<sub>2</sub> always show reduced program/erase current ratios since the screening length of MoS<sub>2</sub> devices is about 3-5 nm,<sup>54</sup> When MoS<sub>2</sub> becomes thicker (6-7 layers of or even more) the top layers of MoS<sub>2</sub> screen the bottom layers from storing charges

VOL.9 • NO.1 • 612-619 • 2015 ACS

IAI




Figure 5. (a,b,c) The dynamic behavior of the device under a back-gate voltage of -35, 0 and +35 V, respectively. They were applied with a program voltage of +26 V ( $V_{TG}$ ), 200 ms duration and an erase voltage of -26 V, 200 ms duration ( $V_{DS} = 50$  mV). Negative back-gate voltage (-35 V) reduces the current levels of ON (Erase, device on) and OFF (Program, device off) states. In contrast, the positive back-gate voltage (+35 V) leads to higher ON and OFF current levels. (d,e,f) The stability of program/ erase state of the device after programing at +26 V, 3 s duration and erasing at -26 V, 3 s duration ( $V_{DS} = 50$  mV). The program/rase current ratio of the device varies from 3 to  $\sim 10^4$  when the back-gate voltage changes from -35 to +35 V. (g,h,i) Significant change of the threshold voltage shift upon the application of the back-gate voltage ( $V_{DS} = 30$  mV). The negative part of the threshold voltage shift corresponds to the hole trapping which can be suppressed by the positive back-gate voltage, vice versa for the electron trapping in the positive part.

thus making the program state current higher. Detailed analysis on thickness-dependent memory devices can be found in Supporting Information Table S1. Figure 5b,c,d also show six different current levels of the memory device and at least 2 bits can be stored in the memory device.<sup>55</sup> Compared to other multibit storage methods,<sup>56</sup> the different current levels tuned by the back gate in the MoS<sub>2</sub> memory device are more controllable and stable which may allow for future applications of large-scale MoS<sub>2</sub>-based nonvolatile memory devices.

To verify the hole storage capability in the chargetrap layer, the top-gate voltage was swept from  $-V_{TG,max}$  to  $+V_{TG,max}$  under a specific  $V_{BG}$  of -35, 0, +35 V, as shown in Figure 5d,e,f, respectively. It is noted that the shift of the threshold voltage in the negative direction becomes smaller when  $V_{BG}$  increases to +35 V. This is because the positive  $V_{BG}$  electrostatically dopes the MoS<sub>2</sub> channel thus reducing the number of holes; so there are less holes tunneling though the barrier. The expansion of the memory window under  $V_{BG}$  of -35 V is consistent with the results form Figure 4, evidencing a strong capability of the hole storage in our memory device.

## CONCLUSION

In summary, we have demonstrated a dual-gate charge-trap memory device based on few-layer  $MoS_2$  and  $Al_2O_3/HfO_2/Al_2O_3$  charge-trap stack. Utilizing a back-gate structure, the memory window and the program/ erase current ratio can be efficiently modulated. The robustness and stability of the tunable  $MoS_2-HfO_2$  memory is promising for multibit information storage.

## **METHODS**

Cr/Au (12 nm/100 nm) electrodes were deposited by *e*-beam evaporation. After lift-off, a 1 nm-thick Al layer was deposited and oxidized in the air for 24 h, acting as a seed layer for subsequent deposition of  $Al_2O_3$ /HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> (7 nm/8 nm/30 nm)

VOL.9 • NO.1 • 612-619 • 2015 A

The drain-source electrodes of the device were fabricated by e-beam lithography (EBL) using PMMA/MMA bilayer polymer.

*via* atomic layer deposition (ALD). During the ALD process, trimethylaluminum and trtrakis (ethyl-methylamido) hafnium were reacted at 200 °C with water for  $Al_2O_3$  and  $HfO_2$ , respectively. The top-gate (Cr/Au 12 nm/100 nm) electrode was fabricated using another EBL and metal deposition process. Electrical properties of the fabricated devices were measured in a probe station using a semiconductor device parameter analyzer (Agilent, B1500A).

Conflict of Interest: The authors declare no competing financial interest.

Acknowledgment. This work was supported by the National Young 1000 Talent Plan, Pujiang Talent Plan in Shanghai, National Natural Science Foundation of China (61322407, 11474058), and the Chinese National Science Fund for Talent Training in Basic Science (J1103204). Part of the sample fabrication was performed at Fudan Nanofabrication Laboratory. We also thank Yanwen Liu and Bao Zhu for helpful discussions. We acknowledge Dr. Shijin Ding for great assistance during the device measurements.

Supporting Information Available: Detailed procedures of the device fabrication; band diagram of the MoS<sub>2</sub> charge-trap device;  $I_{DS}-V_{BG}$  of the MoS<sub>2</sub> charge-trap device; Transfer behavior of the MoS<sub>2</sub> charge-trap device before and after the ALD deposition; Gate leakage current of the MoS<sub>2</sub> charge-trap device; Performance of the devices with different device structures; "2-bit" storage measured with 24 h and methods of defining charge loss of 10 years; Detailed performance of other functioning devices. This material is available free of charge *via* the Internet at http://pubs.acs.org.

#### **REFERENCES AND NOTES**

- Roy, K.; Padmanabhan, M.; Goswami, S.; Sai, T. P.; Ramalingam, G.; Raghavan, S.; Ghosh, A. Graphene-MoS<sub>2</sub> Hybrid Structures for Multifunctional Photoresponsive Memory Devices. *Nat. Nanotechnol.* **2013**, *8*, 826–830.
- Yu, W. J.; Liu, Y.; Zhou, H.; Yin, A.; Li, Z.; Huang, Y.; Duan, X. Highly Efficient Gate-Tunable Photocurrent Generation in Vertical Heterostructures of Layered Materials. *Nat. Nanotechnol.* **2013**, *8*, 952–958.
- Yin, Z.; Li, H.; Li, H.; Jiang, L.; Shi, Y.; Sun, Y.; Lu, G.; Zhang, Q.; Chen, X.; Zhang, H. Single-Layer MoS<sub>2</sub> Phototransistors. ACS Nano 2011, 6, 74–80.
- Huang, X.; Zeng, Z.; Zhang, H. Metal Dichalcogenide Nanosheets: Preparation, Properties and Applications. *Chem. Soc. Rev.* 2013, 42, 1934–1946.
- Zhang, Y. J.; Oka, T.; Suzuki, R.; Ye, J. T.; Iwasa, Y. Electrically Switchable Chiral Light-Emitting Transistor. *Science* 2014, 344, 725–728.
- Woods, C. R.; Britnell, L.; Eckmann, A.; Ma, R. S.; Lu, J. C.; Guo, H. M.; Lin, X.; Yu, G. L.; Cao, Y.; Gorbachev, R. V.; et al. Commensurate–Incommensurate Transition In Graphene on Hexagonal Boron Nitride. *Nat. Phys.* 2014, 10, 451–456.
- Wu, S.; Ross, J. S.; Liu, G.-B.; Aivazian, G.; Jones, A.; Fei, Z.; Zhu, W.; Xiao, D.; Yao, W.; Cobden, D.; *et al.* Electrical Tuning of Valley Magnetic Moment Through Symmetry Control in Bilayer MoS<sub>2</sub>. *Nat. Phys.* **2013**, *9*, 149–153.
- Xu, X.; Yao, W.; Xiao, D.; Heinz, T. F. Spin and Pseudospins in Layered Transition Metal Dichalcogenides. *Nat. Phys.* 2014, 10, 343–350.
- Young, A. F.; Dean, C. R.; Wang, L.; Ren, H.; Cadden-Zimansky, P.; Watanabe, K.; Taniguchi, T.; Hone, J.; Shepard, K. L.; Kim, P. Spin and Valley Quantum Hall Ferromagnetism in graphene. *Nat. Phys.* **2012**, *8*, 550–556.
- Peng, L.; Peng, X.; Liu, B.; Wu, C.; Xie, Y.; Yu, G. Ultrathin Two-Dimensional MnO<sub>2</sub>/Graphene Hybrid Nanostructures for High-Performance, Flexible Planar Supercapacitors. *Nano Lett.* **2013**, *13*, 2151–2157.
- Pu, J.; Yomogida, Y.; Liu, K.-K.; Li, L.-J.; Iwasa, Y.; Takenobu, T. Highly Flexible MoS<sub>2</sub> Thin-Film Transistors with Ion Gel Dielectrics. *Nano Lett.* **2012**, *12*, 4013–4017.
- 12. Yoon, J.; Park, W.; Bae, G. Y.; Kim, Y.; Jang, H. S.; Hyun, Y.; Lim, S. K.; Kahng, Y. H.; Hong, W. K.; Lee, B. H. Highly Flexible

and Transparent Multilayer  $MoS_2$  Transistors with Graphene Electrodes. *Small* **2013**, *9*, 3295–3300.

- Lee, G.-H.; Yu, Y.-J.; Cui, X.; Petrone, N.; Lee, C.-H.; Choi, M. S.; Lee, D.-Y.; Lee, C.; Yoo, W. J.; Watanabe, K. Flexible and Transparent MoS<sub>2</sub> Field-Effect Transistors on Hexagonal Boron Nitride-Graphene Heterostructures. ACS Nano 2013, 7, 7931–7936.
- Chang, H.-Y.; Yang, S.; Lee, J.; Tao, L.; Hwang, W.-S.; Jena, D.; Lu, N.; Akinwande, D. High-Performance, Highly Bendable MoS<sub>2</sub> Transistors With High-K Dielectrics For Flexible Low-Power Systems. ACS Nano **2013**, 7, 5446–5452.
- He, Q.; Zeng, Z.; Yin, Z.; Li, H.; Wu, S.; Huang, X.; Zhang, H. Fabrication of Flexible MoS<sub>2</sub> Thin-Film Transistor Arrays for Practical Gas-Sensing Applications. *Small* **2012**, *8*, 2994– 2999.
- Hong, A. J.; Song, E. B.; Yu, H. S.; Allen, M. J.; Kim, J.; Fowler, J. D.; Wassei, J. K.; Park, Y.; Wang, Y.; Zou, J.; *et al.* Graphene Flash Memory. *ACS Nano* **2011**, *5*, 7812–7817.
- Bertolazzi, S.; Krasnozhon, D.; Kis, A. Nonvolatile Memory Cells Based on MoS<sub>2</sub>/Graphene Heterostructures. ACS Nano 2013, 7, 3246–3252.
- Kim, S. M.; Song, E. B.; Lee, S.; Zhu, J. F.; Seo, D. H.; Mecklenburg, M.; Seo, S.; Wang, K. L. Transparent and Flexible Graphene Charge-Trap Memory. ACS Nano 2012, 6, 7879–7884.
- Kim, K.; Choi, J. Y.; Kim, T.; Cho, S. H.; Chung, H. J. A Role for Graphene in Silicon-Based Semiconductor Devices. *Nature* 2011, 479, 338–344.
- Mak, K. F.; Lee, C.; Hone, J.; Shan, J.; Heinz, T. F. Atomically Thin MoS<sub>2</sub>: A New Direct-Gap Semiconductor. *Phys. Rev. Lett.* **2010**, *105*, 136805.
- Ganatra, R.; Zhang, Q. Few-Layer MoS<sub>2</sub>: A Promising Layered Semiconductor. ACS Nano 2014, 8, 4074–4099.
- Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-Layer MoS<sub>2</sub> Transistors. *Nat. Nanotechnol.* 2011, 6, 147–150.
- Lee, H. S.; Min, S. W.; Park, M. K.; Lee, Y. T.; Jeon, P. J.; Kim, J. H.; Ryu, S.; Im, S. MoS<sub>2</sub> Nanosheets for Top-Gate Nonvolatile Memory Transistor Channel. *Small* **2012**, *8*, 3111–3115.
- Choi, M. S.; Lee, G. H.; Yu, Y. J.; Lee, D. Y.; Lee, S. H.; Kim, P.; Hone, J.; Yoo, W. J. Controlled Charge Trapping by Molybdenum Disulphide and Graphene in Ultrathin Heterostructured Memory Devices. *Nat. Commun.* **2013**, *4*, 1624.
- Yin, Z.; Zeng, Z.; Liu, J.; He, Q.; Chen, P.; Zhang, H. Memory Devices Using a Mixture of MoS<sub>2</sub> and Graphene Oxide as the Active Layer. *Small* **2013**, *9*, 727–731.
- Liu, J.; Zeng, Z.; Cao, X.; Lu, G.; Wang, L. H.; Fan, Q. L.; Huang, W.; Zhang, H. Preparation of MoS<sub>2</sub>-Polyvinylpyrrolidone Nanocomposites for Flexible Nonvolatile Rewritable Memory Devices with Reduced Graphene Oxide Electrodes. *Small* 2012, 8, 3517–3522.
- Hong, X.; Liu, J.; Zheng, B.; Huang, X.; Zhang, X.; Tan, C.; Chen, J.; Fan, Z.; Zhang, H. A Universal Method for Preparation of Noble Metal Nanoparticle-Decorated Transition Metal Dichalcogenide Nanobelts. *Adv. Mater.* 2014, *26*, 6250–6254.
- Yao, Y.; Li, C.; Huo, Z. L.; Liu, M.; Zhu, C. X.; Gu, C. Z.; Duan, X. F.; Wang, Y. G.; Gu, L.; Yu, R. C. *In Situ* Electron Holography Study Of Charge Distribution in High-K Charge-Trapping Memory. *Nat. Commun.* **2013**, *4*, 2764.
- Wu, J.-Y.; Chen, Y.-T.; Lin, M.-H.; Wu, T.-B. Ultrathin Hfon Trapping Layer for Charge-Trap Memory Made by Atomic Layer Deposition. *IEEE Electron Device Lett.* **2010**, *31*, 993– 995.
- Yang, H. J.; Cheng, C. F.; Chen, W. B.; Lin, S. H.; Yeh, F. S.; McAlister, S. P.; Chin, A. Comparison of MONOS Memory Device Integrity When Using Hf<sub>1-x-y</sub>N<sub>x</sub>O<sub>y</sub> Trapping Layers With Different N Compositions. *IEEE Trans. Electron Devices* 2008, *55*, 1417–1423.
- Maikap, S.; Lee, H. Y.; Wang, T. Y.; Tzeng, P. J.; Wang, C. C.; Lee, L. S.; Liu, K. C.; Yang, J. R.; Tsai, M. J. Charge Trapping Characteristics of Atomic-Layer-Deposited HfO<sub>2</sub> Films with Al<sub>2</sub>O<sub>3</sub> as A Blocking Oxide for High-Density Non-Volatile Memory Device Applications. *Semicond. Sci. Technol.* 2007, 22, 884–889.

- Sharma, S. K.; Prasad, B.; Kumar, D. Application of High-K Dielectric Stacks Charge Trapping for CMOS Technology. *Mater. Sci. Eng.*, B 2010, 166, 170–173.
- Hung, M.-F.; Wu, Y.-C.; Chang, J.-J.; Chang-Liao, K.-S. Twin Thin-Film Transistor Nonvolatile Memory With an Indium–Gallium–Zinc–Oxide Floating Gate. *IEEE Electron Device Lett.* 2013, 34, 75–77.
- Lo, Y.-S.; Liu, K.-C.; Wu, J.-Y.; Hou, C.-H.; Wu, T.-B. Bandgap Engineering of Tunnel Oxide with Multistacked Layers of Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/SiO<sub>2</sub> for Au-Nanocrystal Memory Application. *Appl. Phys. Lett.* **2008**, *93*, 132907.
- Reading, M. A.; van den Berg, J. A.; Zalm, P. C.; Armour, D. G.; Bailey, P.; Noakes, T. C. Q.; Parisini, A.; Conard, T.; De Gendt, S. High Resolution Medium Energy Ion Scattering Analysis for The Quantitative Depth Profiling of Ultrathin High-K Layers. J. Vac. Sci. Technol., B: Microelectron. Nanometer Struct. 2010, 28, C1C65.
- Chen, W.; Liu, W.-J.; Zhang, M.; Ding, S.-J.; Zhang, D. W.; Li, M.-F. Multistacked Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/SiO<sub>2</sub> Tunnel Layer for High-Density Nonvolatile Memory Application. *Appl. Phys. Lett.* 2007, 91, 022908.
- Chang, S.; Song, Y.-W.; Lee, S.; Lee, S. Y.; Ju, B.-K. Efficient Suppression of Charge Trapping in ZnO-Based Transparent Thin Film Transistors with Novel Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> Structure. *Appl. Phys. Lett.* **2008**, *92*, 192104.
- Suh, D. C.; Cho, Y. D.; Kim, S. W.; Ko, D.-H.; Lee, Y.; Cho, M.-H.; Oh, J. Improved Thermal Stability of Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> High-K Gate Dielectric Stack on GaAs. *Appl. Phys. Lett.* **2010**, *96*, 142112.
- Uk Lee, D.; Jun Lee, H.; Kyu Kim, E.; You, H.-W.; Cho, W.-J. Low Operation Voltage and High Thermal Stability of a WSi<sub>2</sub> Nanocrystal Memory Device Using an Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/ Al<sub>2</sub>O<sub>3</sub> Tunnel Layer. *Appl. Phys. Lett.* **2012**, *100*, 072901.
- Jena, D.; Konar, A. Enhancement of Carrier Mobility in Semiconductor Nanostructures by Dielectric Engineering. *Phys. Rev. Lett.* 2007, *98*, 136805.
- Chuang, S.; Battaglia, C.; Azcatl, A.; McDonnell, S.; Kang, J. S.; Yin, X.; Tosun, M.; Kapadia, R.; Fang, H.; Wallace, R. M. MoS<sub>2</sub> P-type Transistors and Diodes Enabled by High Work Function MoO<sub>x</sub> Contacts. *Nano Lett.* **2014**, *14*, 1337–1342.
- Lee, Y. T.; Choi, K.; Lee, H. S.; Min, S. W.; Jeon, P. J.; Hwang do, K.; Choi, H. J.; Im, S. Graphene versus Ohmic Metal as Source-Drain Electrode for MoS<sub>2</sub> Nanosheet Transistor Channel. Small **2014**, *10*, 2356–2361.
- Choi, M. S.; Qu, D.; Lee, D.; Liu, X.; Watanabe, K.; Taniguchi, T.; Yoo, W. J. Lateral MoS<sub>2</sub> p-n Junction Formed by Chemical Doping for Use in High-Performance Optoelectronics. ACS Nano 2014, 8, 9332–9340.
- Radisavljevic, B.; Kis, A. Mobility Engineering and a Metal-Insulator Transition in Monolayer MoS<sub>2</sub>. *Nat. Mater.* 2013, *12*, 815–820.
- Li, H.; Zhang, Q.; Yap, C. C. R.; Tay, B. K.; Edwin, T. H. T.; Olivier, A.; Baillargeat, D. From Bulk to Monolayer MoS<sub>2</sub>: Evolution of Raman Scattering. *Adv. Funct. Mater.* **2012**, *22*, 1385–1390.
- Late, D. J.; Liu, B.; Matte, H. R.; Dravid, V. P.; Rao, C. Hysteresis In Single-Layer MoS<sub>2</sub> Field Effect Transistors. ACS Nano 2012, 6, 5635–5641.
- Lenzlinger, M.; Snow, E. Fowler-Nordheim Tunneling into Thermally Grown SiO<sub>2</sub>. J. Appl. Phys. **1969**, 40, 278–283.
- Cappelletti, P.; Golla, C. Flash Memories; Kluwer Academic Publishers: Dordrecht, the Netherlands, 1999.
- Mishra, A.; Janardanan, A.; Khare, M.; Kalita, H.; Kottantharayil, A. Reduced Multilayer Graphene Oxide Floating Gate Flash Memory With Large Memory Window and Robust Retention Characteristics. *IEEE Electron Device Lett.* 2013, 34, 1136–1138.
- Britnell, L.; Gorbachev, R. V.; Jalil, R.; Belle, B. D.; Schedin, F.; Mishchenko, A.; Georgiou, T.; Katsnelson, M. I.; Eaves, L.; Morozov, S. V.; *et al.* Field-Effect Tunneling Transistor Based on Vertical Graphene Heterostructures. *Science* **2012**, *335*, 947–950.
- Lee, S.; Song, E. B.; Kim, S.; Seo, D. H.; Seo, S.; Won Kang, T.; Wang, K. L. Impact of Gate Work-Function on Memory Characteristics in Al<sub>2</sub>O<sub>3</sub>/HfO<sub>x</sub>/Al<sub>2</sub>O<sub>3</sub>/Graphene Charge-Trap Memory Devices. *Appl. Phys. Lett.* **2012**, *100*, 023109.

- Ding, S.-J.; Zhang, M.; Chen, W.; Zhang, D. W.; Wang, L.-K. Memory Effect of Metal-Insulator-Silicon Capacitor with HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> Multilayer and Hafnium Nitride Gate. *J. Electron. Mater.* 2007, *36*, 253–257.
- Han, S.-T.; Zhou, Y.; Yang, Q. D.; Zhou, L.; Huang, L.-B.; Yan, Y.; Lee, C.-S.; Roy, V. A. Energy-Band Engineering for Tunable Memory Characteristics through Controlled Doping of Reduced Graphene Oxide. ACS Nano 2014, 8, 1923–1931.
- Li, Y.; Xu, C.-Y.; Zhen, L. Surface Potential and Interlayer Screening Effects of Few-Layer MoS<sub>2</sub> Nanoflakes. *Appl. Phys. Lett.* **2013**, *102*, 143110.
- Wang, G.; Yang, Y.; Lee, J.-H.; Abramova, V.; Fei, H.; Ruan, G.; Thomas, E. L.; Tour, J. M. Nanoporous Silicon Oxide Memory. *Nano Lett.* 2014, 8, 4694–4699.
- Chen, M.; Nam, H.; Wi, S.; Priessnitz, G.; Gunawan, I. M.; Liang, X. Multibit Data Storage States Formed in Plasma-Treated MoS<sub>2</sub> Transistors. ACS Nano 2014, 8, 4023–4032.

